HEF4094.fzp 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302
  1. <?xml version="1.0" encoding="UTF-8"?>
  2. <module fritzingVersion="0.6.3b.08.16.5401" moduleId="HEF4094">
  3. <author>Sorki</author>
  4. <title>HEF4094</title>
  5. <label>HEF4094</label>
  6. <date>2011-08-30</date>
  7. <tags>
  8. <tag>DIP</tag>
  9. <tag>TTL</tag>
  10. <tag>Logic IC</tag>
  11. <tag>HEF</tag>
  12. <tag>Shift Register</tag>
  13. </tags>
  14. <properties>
  15. <property name="family">4000 series</property>
  16. <property name="type">HEF4094</property>
  17. <property name="package">DIP16 [THT]</property>
  18. </properties>
  19. <description>(Identical part HCF4094)
  20. The HEF4094 is an 8-stage serial shift register. It has a storage latch associated with each stage for strobing data from the serial input to parallel buffered 3-state outputs.
  21. The parallel outputs may be connected directly to common bus lines.
  22. Data is shifted on positive-going clock transitions. The data in each shift register stage is transferred to the storage register when the strobe input is HIGH. Data in the storage register appears at the outputs whenever the output enable signal is HIGH.
  23. Two serial outputs are available for cascading a number of HEF4094 devices.
  24. Serial data is available at QS on positive-going clock edges to allow high-speed operation in cascaded systems with a fast clock rise time. The same serial data is available at Q'S on the next negative going clock edge. This is used for cascading HEF4094 devices when the clock has a slow rise time.
  25. It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS (usually ground). Unused inputs must be connected to VDD, VSS, or another input.
  26. </description>
  27. <views>
  28. <iconView>
  29. <layers image="icon/HEF4094228f.svg">
  30. <layer layerId="icon"/>
  31. </layers>
  32. </iconView>
  33. <breadboardView>
  34. <layers image="breadboard/HEF4094228f.svg">
  35. <layer layerId="breadboard"/>
  36. </layers>
  37. </breadboardView>
  38. <schematicView>
  39. <layers image="schematic/HEF4094228f.svg">
  40. <layer layerId="schematic"/>
  41. </layers>
  42. </schematicView>
  43. <pcbView>
  44. <layers image="pcb/HEF4094228f.svg">
  45. <layer layerId="copper0"/>
  46. <layer layerId="silkscreen"/>
  47. <layer layerId="copper1"/>
  48. </layers>
  49. </pcbView>
  50. </views>
  51. <connectors>
  52. <connector id="connector15" type="male" name="Vdd">
  53. <description>+V</description>
  54. <views>
  55. <breadboardView>
  56. <p layer="breadboard" svgId="connector15pin" terminalId="connector15terminal"/>
  57. </breadboardView>
  58. <schematicView>
  59. <p layer="schematic" svgId="connector15pin" terminalId="connector15terminal"/>
  60. </schematicView>
  61. <pcbView>
  62. <p layer="copper1" svgId="connector15pin"/>
  63. <p layer="copper0" svgId="connector15pin"/>
  64. </pcbView>
  65. </views>
  66. </connector>
  67. <connector id="connector3" type="male" name="Q1">
  68. <description>(also QP0) Parallel output</description>
  69. <views>
  70. <breadboardView>
  71. <p layer="breadboard" svgId="connector3pin" terminalId="connector3terminal"/>
  72. </breadboardView>
  73. <schematicView>
  74. <p layer="schematic" svgId="connector3pin" terminalId="connector3terminal"/>
  75. </schematicView>
  76. <pcbView>
  77. <p layer="copper1" svgId="connector3pin"/>
  78. <p layer="copper0" svgId="connector3pin"/>
  79. </pcbView>
  80. </views>
  81. </connector>
  82. <connector id="connector4" type="male" name="Q2">
  83. <description>(also QP1) Parallel output</description>
  84. <views>
  85. <breadboardView>
  86. <p layer="breadboard" svgId="connector4pin" terminalId="connector4terminal"/>
  87. </breadboardView>
  88. <schematicView>
  89. <p layer="schematic" svgId="connector4pin" terminalId="connector4terminal"/>
  90. </schematicView>
  91. <pcbView>
  92. <p layer="copper1" svgId="connector4pin"/>
  93. <p layer="copper0" svgId="connector4pin"/>
  94. </pcbView>
  95. </views>
  96. </connector>
  97. <connector id="connector5" type="male" name="Q3">
  98. <description>(also QP2) Parallel output</description>
  99. <views>
  100. <breadboardView>
  101. <p layer="breadboard" svgId="connector5pin" terminalId="connector5terminal"/>
  102. </breadboardView>
  103. <schematicView>
  104. <p layer="schematic" svgId="connector5pin" terminalId="connector5terminal"/>
  105. </schematicView>
  106. <pcbView>
  107. <p layer="copper1" svgId="connector5pin"/>
  108. <p layer="copper0" svgId="connector5pin"/>
  109. </pcbView>
  110. </views>
  111. </connector>
  112. <connector id="connector6" type="male" name="Q4">
  113. <description>(also QP3) Parallel output</description>
  114. <views>
  115. <breadboardView>
  116. <p layer="breadboard" svgId="connector6pin" terminalId="connector6terminal"/>
  117. </breadboardView>
  118. <schematicView>
  119. <p layer="schematic" svgId="connector6pin" terminalId="connector6terminal"/>
  120. </schematicView>
  121. <pcbView>
  122. <p layer="copper1" svgId="connector6pin"/>
  123. <p layer="copper0" svgId="connector6pin"/>
  124. </pcbView>
  125. </views>
  126. </connector>
  127. <connector id="connector7" type="male" name="Vss">
  128. <description>Ground supply voltage</description>
  129. <views>
  130. <breadboardView>
  131. <p layer="breadboard" svgId="connector7pin" terminalId="connector7terminal"/>
  132. </breadboardView>
  133. <schematicView>
  134. <p layer="schematic" svgId="connector7pin" terminalId="connector7terminal"/>
  135. </schematicView>
  136. <pcbView>
  137. <p layer="copper1" svgId="connector7pin"/>
  138. <p layer="copper0" svgId="connector7pin"/>
  139. </pcbView>
  140. </views>
  141. </connector>
  142. <connector id="connector8" type="male" name="Qs">
  143. <description>(also QS1) Serial Output</description>
  144. <views>
  145. <breadboardView>
  146. <p layer="breadboard" svgId="connector8pin" terminalId="connector8terminal"/>
  147. </breadboardView>
  148. <schematicView>
  149. <p layer="schematic" svgId="connector8pin" terminalId="connector8terminal"/>
  150. </schematicView>
  151. <pcbView>
  152. <p layer="copper1" svgId="connector8pin"/>
  153. <p layer="copper0" svgId="connector8pin"/>
  154. </pcbView>
  155. </views>
  156. </connector>
  157. <connector id="connector9" type="male" name="Q's">
  158. <description>(also QS2) Serial Output</description>
  159. <views>
  160. <breadboardView>
  161. <p layer="breadboard" svgId="connector9pin" terminalId="connector9terminal"/>
  162. </breadboardView>
  163. <schematicView>
  164. <p layer="schematic" svgId="connector9pin" terminalId="connector9terminal"/>
  165. </schematicView>
  166. <pcbView>
  167. <p layer="copper1" svgId="connector9pin"/>
  168. <p layer="copper0" svgId="connector9pin"/>
  169. </pcbView>
  170. </views>
  171. </connector>
  172. <connector id="connector10" type="male" name="Q8">
  173. <description>(also QP7) Parallel output</description>
  174. <views>
  175. <breadboardView>
  176. <p layer="breadboard" svgId="connector10pin" terminalId="connector10terminal"/>
  177. </breadboardView>
  178. <schematicView>
  179. <p layer="schematic" svgId="connector10pin" terminalId="connector10terminal"/>
  180. </schematicView>
  181. <pcbView>
  182. <p layer="copper1" svgId="connector10pin"/>
  183. <p layer="copper0" svgId="connector10pin"/>
  184. </pcbView>
  185. </views>
  186. </connector>
  187. <connector id="connector11" type="male" name="Q7">
  188. <description>(also QP6) Parallel output</description>
  189. <views>
  190. <breadboardView>
  191. <p layer="breadboard" svgId="connector11pin" terminalId="connector11terminal"/>
  192. </breadboardView>
  193. <schematicView>
  194. <p layer="schematic" svgId="connector11pin" terminalId="connector11terminal"/>
  195. </schematicView>
  196. <pcbView>
  197. <p layer="copper1" svgId="connector11pin"/>
  198. <p layer="copper0" svgId="connector11pin"/>
  199. </pcbView>
  200. </views>
  201. </connector>
  202. <connector id="connector12" type="male" name="Q6">
  203. <description>(also QP5) Parallel output</description>
  204. <views>
  205. <breadboardView>
  206. <p layer="breadboard" svgId="connector12pin" terminalId="connector12terminal"/>
  207. </breadboardView>
  208. <schematicView>
  209. <p layer="schematic" svgId="connector12pin" terminalId="connector12terminal"/>
  210. </schematicView>
  211. <pcbView>
  212. <p layer="copper1" svgId="connector12pin"/>
  213. <p layer="copper0" svgId="connector12pin"/>
  214. </pcbView>
  215. </views>
  216. </connector>
  217. <connector id="connector0" type="male" name="STROBE">
  218. <description>STR - Strobe Input</description>
  219. <views>
  220. <breadboardView>
  221. <p layer="breadboard" svgId="connector0pin" terminalId="connector0terminal"/>
  222. </breadboardView>
  223. <schematicView>
  224. <p layer="schematic" svgId="connector0pin" terminalId="connector0terminal"/>
  225. </schematicView>
  226. <pcbView>
  227. <p layer="copper1" svgId="connector0pin"/>
  228. <p layer="copper0" svgId="connector0pin"/>
  229. </pcbView>
  230. </views>
  231. </connector>
  232. <connector id="connector13" type="male" name="Q5">
  233. <description>(also QP4) Parallel output</description>
  234. <views>
  235. <breadboardView>
  236. <p layer="breadboard" svgId="connector13pin" terminalId="connector13terminal"/>
  237. </breadboardView>
  238. <schematicView>
  239. <p layer="schematic" svgId="connector13pin" terminalId="connector13terminal"/>
  240. </schematicView>
  241. <pcbView>
  242. <p layer="copper1" svgId="connector13pin"/>
  243. <p layer="copper0" svgId="connector13pin"/>
  244. </pcbView>
  245. </views>
  246. </connector>
  247. <connector id="connector1" type="male" name="DATA">
  248. <description>Data input</description>
  249. <views>
  250. <breadboardView>
  251. <p layer="breadboard" svgId="connector1pin" terminalId="connector1terminal"/>
  252. </breadboardView>
  253. <schematicView>
  254. <p layer="schematic" svgId="connector1pin" terminalId="connector1terminal"/>
  255. </schematicView>
  256. <pcbView>
  257. <p layer="copper1" svgId="connector1pin"/>
  258. <p layer="copper0" svgId="connector1pin"/>
  259. </pcbView>
  260. </views>
  261. </connector>
  262. <connector id="connector2" type="male" name="CLOCK">
  263. <description>Clock Input</description>
  264. <views>
  265. <breadboardView>
  266. <p layer="breadboard" svgId="connector2pin" terminalId="connector2terminal"/>
  267. </breadboardView>
  268. <schematicView>
  269. <p layer="schematic" svgId="connector2pin" terminalId="connector2terminal"/>
  270. </schematicView>
  271. <pcbView>
  272. <p layer="copper1" svgId="connector2pin"/>
  273. <p layer="copper0" svgId="connector2pin"/>
  274. </pcbView>
  275. </views>
  276. </connector>
  277. <connector id="connector14" type="male" name="OE">
  278. <description>Output Enable input</description>
  279. <views>
  280. <breadboardView>
  281. <p layer="breadboard" svgId="connector14pin" terminalId="connector14terminal"/>
  282. </breadboardView>
  283. <schematicView>
  284. <p layer="schematic" svgId="connector14pin" terminalId="connector14terminal"/>
  285. </schematicView>
  286. <pcbView>
  287. <p layer="copper1" svgId="connector14pin"/>
  288. <p layer="copper0" svgId="connector14pin"/>
  289. </pcbView>
  290. </views>
  291. </connector>
  292. </connectors>
  293. </module>