SMD_Vreg_7805.fzp 2.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283
  1. <?xml version="1.0" encoding="UTF-8"?><module fritzingVersion="0.1.1255" moduleId="1238DBdfgDC00-vofdghfhjaer">
  2. <version>4</version>
  3. <author>Mr.T</author>
  4. <title>Voltage Regulator - 5V</title>
  5. <label>U</label>
  6. <date>2011-01-18</date>
  7. <tags>
  8. <tag>transistor</tag>
  9. <tag>7805</tag>
  10. <tag>power</tag>
  11. <tag>aplifier</tag>
  12. <tag>fritzing core</tag>
  13. <tag>SMD</tag></tags>
  14. <properties>
  15. <property name="package">DPak [SMD]</property>
  16. <property name="voltage">5V</property>
  17. <property name="family">Voltage Regulator</property>
  18. </properties>
  19. <description>5V DC Voltage Regulator</description>
  20. <views>
  21. <iconView>
  22. <layers image="icon/voltage_regulator_vreg_icon.svg">
  23. <layer layerId="icon"/>
  24. </layers>
  25. </iconView>
  26. <breadboardView>
  27. <layers image="breadboard/voltage_regulator_vreg.svg">
  28. <layer layerId="breadboard"/>
  29. </layers>
  30. </breadboardView>
  31. <schematicView>
  32. <layers image="schematic/voltage_regulator_5v.svg">
  33. <layer layerId="schematic"/>
  34. </layers>
  35. </schematicView>
  36. <pcbView>
  37. <layers image="pcb/SMD_DPak.svg">
  38. <layer layerId="silkscreen"/>
  39. <layer layerId="copper1"/></layers>
  40. </pcbView>
  41. </views>
  42. <connectors>
  43. <connector id="connector0" name="input voltage" type="male">
  44. <description>input</description>
  45. <views>
  46. <breadboardView>
  47. <p layer="breadboard" svgId="connector0pin" legId="connector0leg"/>
  48. </breadboardView>
  49. <schematicView>
  50. <p layer="schematic" svgId="connector0pin" terminalId="connector0terminal"/>
  51. </schematicView>
  52. <pcbView>
  53. <p layer="copper1" svgId="connector0pad"/></pcbView>
  54. </views>
  55. </connector>
  56. <connector id="connector1" name="GND" type="male">
  57. <description>ground</description>
  58. <views>
  59. <breadboardView>
  60. <p layer="breadboard" svgId="connector1pin" legId="connector1leg"/>
  61. </breadboardView>
  62. <schematicView>
  63. <p layer="schematic" svgId="connector1pin" terminalId="connector1terminal"/>
  64. </schematicView>
  65. <pcbView>
  66. <p layer="copper1" svgId="connector1pad"/></pcbView>
  67. </views>
  68. </connector>
  69. <connector id="connector2" name="output voltage" type="male">
  70. <description>output voltage</description>
  71. <views>
  72. <breadboardView>
  73. <p layer="breadboard" svgId="connector2pin" legId="connector2leg" />
  74. </breadboardView>
  75. <schematicView>
  76. <p layer="schematic" svgId="connector2pin" terminalId="connector2terminal"/>
  77. </schematicView>
  78. <pcbView>
  79. <p layer="copper1" svgId="connector2pad"/></pcbView>
  80. </views>
  81. </connector>
  82. </connectors>
  83. </module>