123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269 |
- <?xml version="1.0" encoding="UTF-8"?><module fritzingVersion="0.3.6b.08.14.3340" moduleId="1a7828b6466fac9fd042221e931124c4">
- <version>4</version>
- <author>Jonas Jaeger</author>
- <title>74HC595</title>
- <label>U</label>
- <date>2009-05-03</date>
- <tags>
- <tag>DIP</tag>
- <tag>TTL</tag>
- <tag>Logic IC</tag>
- <tag>74xx</tag>
- <tag>Shift Register</tag>
- </tags>
- <properties>
- <property name="family">74xx Series</property>
- <property name="type">74HC595</property>
- <property name="package">DIP16 [THT]</property>
- </properties>
- <description>8-bit parallel-load shift registers</description>
- <views>
- <iconView>
- <layers image="icon/74HC595.svg">
- <layer layerId="icon"/>
- </layers>
- </iconView>
- <breadboardView>
- <layers image="breadboard/74HC595.svg">
- <layer layerId="breadboard"/>
- </layers>
- </breadboardView>
- <pcbView>
- <layers image="pcb/dip_16_300mil_pcb.svg">
- <layer layerId="copper0"/>
- <layer layerId="silkscreen"/>
- <layer layerId="copper1"/></layers>
- </pcbView>
- <schematicView>
- <layers image="schematic/74HC595.svg">
- <layer layerId="schematic"/>
- </layers>
- </schematicView>
- </views>
- <connectors>
- <connector id="connector15" name="VCC" type="male">
- <description>Positive supply voltage</description>
- <views>
- <breadboardView>
- <p layer="breadboard" svgId="connector15pin" terminalId="connector15terminal"/>
- </breadboardView>
- <schematicView>
- <p layer="schematic" svgId="connector15pin" terminalId="connector15terminal"/>
- </schematicView>
- <pcbView>
- <p layer="copper0" svgId="connector15pin"/>
- <p layer="copper1" svgId="connector15pin"/></pcbView>
- </views>
- </connector>
- <connector id="connector3" name="Q4" type="male">
- <description>Output Pin</description>
- <views>
- <breadboardView>
- <p layer="breadboard" svgId="connector3pin" terminalId="connector3terminal"/>
- </breadboardView>
- <schematicView>
- <p layer="schematic" svgId="connector3pin" terminalId="connector3terminal"/>
- </schematicView>
- <pcbView>
- <p layer="copper0" svgId="connector3pin"/>
- <p layer="copper1" svgId="connector3pin"/></pcbView>
- </views>
- </connector>
- <connector id="connector4" name="Q5" type="male">
- <description>Output Pin</description>
- <views>
- <breadboardView>
- <p layer="breadboard" svgId="connector4pin" terminalId="connector4terminal"/>
- </breadboardView>
- <schematicView>
- <p layer="schematic" svgId="connector4pin" terminalId="connector4terminal"/>
- </schematicView>
- <pcbView>
- <p layer="copper0" svgId="connector4pin"/>
- <p layer="copper1" svgId="connector4pin"/></pcbView>
- </views>
- </connector>
- <connector id="connector5" name="Q6" type="male">
- <description>Output Pin</description>
- <views>
- <breadboardView>
- <p layer="breadboard" svgId="connector5pin" terminalId="connector5terminal"/>
- </breadboardView>
- <schematicView>
- <p layer="schematic" svgId="connector5pin" terminalId="connector5terminal"/>
- </schematicView>
- <pcbView>
- <p layer="copper0" svgId="connector5pin"/>
- <p layer="copper1" svgId="connector5pin"/></pcbView>
- </views>
- </connector>
- <connector id="connector6" name="Q7" type="male">
- <description>Output Pin</description>
- <views>
- <breadboardView>
- <p layer="breadboard" svgId="connector6pin" terminalId="connector6terminal"/>
- </breadboardView>
- <schematicView>
- <p layer="schematic" svgId="connector6pin" terminalId="connector6terminal"/>
- </schematicView>
- <pcbView>
- <p layer="copper0" svgId="connector6pin"/>
- <p layer="copper1" svgId="connector6pin"/></pcbView>
- </views>
- </connector>
- <connector id="connector7" name="GND" type="male">
- <description>Ground</description>
- <views>
- <breadboardView>
- <p layer="breadboard" svgId="connector7pin" terminalId="connector7terminal"/>
- </breadboardView>
- <schematicView>
- <p layer="schematic" svgId="connector7pin" terminalId="connector7terminal"/>
- </schematicView>
- <pcbView>
- <p layer="copper0" svgId="connector7pin"/>
- <p layer="copper1" svgId="connector7pin"/></pcbView>
- </views>
- </connector>
- <connector id="connector8" name="Q7'" type="male">
- <description>Serial Out</description>
- <views>
- <breadboardView>
- <p layer="breadboard" svgId="connector8pin" terminalId="connector8terminal"/>
- </breadboardView>
- <schematicView>
- <p layer="schematic" svgId="connector8pin" terminalId="connector8terminal"/>
- </schematicView>
- <pcbView>
- <p layer="copper0" svgId="connector8pin"/>
- <p layer="copper1" svgId="connector8pin"/></pcbView>
- </views>
- </connector>
- <connector id="connector9" name="MR" type="male">
- <description>Master Reclear, active low</description>
- <views>
- <breadboardView>
- <p layer="breadboard" svgId="connector9pin" terminalId="connector9terminal"/>
- </breadboardView>
- <schematicView>
- <p layer="schematic" svgId="connector9pin" terminalId="connector9terminal"/>
- </schematicView>
- <pcbView>
- <p layer="copper0" svgId="connector9pin"/>
- <p layer="copper1" svgId="connector9pin"/></pcbView>
- </views>
- </connector>
- <connector id="connector10" name="SH_CP" type="male">
- <description>Shift register clock pin</description>
- <views>
- <breadboardView>
- <p layer="breadboard" svgId="connector10pin" terminalId="connector10terminal"/>
- </breadboardView>
- <schematicView>
- <p layer="schematic" svgId="connector10pin" terminalId="connector10terminal"/>
- </schematicView>
- <pcbView>
- <p layer="copper0" svgId="connector10pin"/>
- <p layer="copper1" svgId="connector10pin"/></pcbView>
- </views>
- </connector>
- <connector id="connector11" name="ST_CP" type="male">
- <description>Storage register clock pin (latch pin)</description>
- <views>
- <breadboardView>
- <p layer="breadboard" svgId="connector11pin" terminalId="connector11terminal"/>
- </breadboardView>
- <schematicView>
- <p layer="schematic" svgId="connector11pin" terminalId="connector11terminal"/>
- </schematicView>
- <pcbView>
- <p layer="copper0" svgId="connector11pin"/>
- <p layer="copper1" svgId="connector11pin"/></pcbView>
- </views>
- </connector>
- <connector id="connector12" name="OE" type="male">
- <description>Output enable, active low</description>
- <views>
- <breadboardView>
- <p layer="breadboard" svgId="connector12pin" terminalId="connector12terminal"/>
- </breadboardView>
- <schematicView>
- <p layer="schematic" svgId="connector12pin" terminalId="connector12terminal"/>
- </schematicView>
- <pcbView>
- <p layer="copper0" svgId="connector12pin"/>
- <p layer="copper1" svgId="connector12pin"/></pcbView>
- </views>
- </connector>
- <connector id="connector0" name="Q1" type="male">
- <description>Output Pin</description>
- <views>
- <breadboardView>
- <p layer="breadboard" svgId="connector0pin" terminalId="connector0terminal"/>
- </breadboardView>
- <schematicView>
- <p layer="schematic" svgId="connector0pin" terminalId="connector0terminal"/>
- </schematicView>
- <pcbView>
- <p layer="copper0" svgId="connector0pin"/>
- <p layer="copper1" svgId="connector0pin"/></pcbView>
- </views>
- </connector>
- <connector id="connector1" name="Q2" type="male">
- <description>Output Pin</description>
- <views>
- <breadboardView>
- <p layer="breadboard" svgId="connector1pin" terminalId="connector1terminal"/>
- </breadboardView>
- <schematicView>
- <p layer="schematic" svgId="connector1pin" terminalId="connector1terminal"/>
- </schematicView>
- <pcbView>
- <p layer="copper0" svgId="connector1pin"/>
- <p layer="copper1" svgId="connector1pin"/></pcbView>
- </views>
- </connector>
- <connector id="connector13" name="DS" type="male">
- <description>Serial data input</description>
- <views>
- <breadboardView>
- <p layer="breadboard" svgId="connector13pin" terminalId="connector13terminal"/>
- </breadboardView>
- <schematicView>
- <p layer="schematic" svgId="connector13pin" terminalId="connector13terminal"/>
- </schematicView>
- <pcbView>
- <p layer="copper0" svgId="connector13pin"/>
- <p layer="copper1" svgId="connector13pin"/></pcbView>
- </views>
- </connector>
- <connector id="connector14" name="Q0" type="male">
- <description>Output Pin</description>
- <views>
- <breadboardView>
- <p layer="breadboard" svgId="connector14pin" terminalId="connector14terminal"/>
- </breadboardView>
- <schematicView>
- <p layer="schematic" svgId="connector14pin" terminalId="connector14terminal"/>
- </schematicView>
- <pcbView>
- <p layer="copper0" svgId="connector14pin"/>
- <p layer="copper1" svgId="connector14pin"/></pcbView>
- </views>
- </connector>
- <connector id="connector2" name="Q3" type="male">
- <description>Output Pin</description>
- <views>
- <breadboardView>
- <p layer="breadboard" svgId="connector2pin" terminalId="connector2terminal"/>
- </breadboardView>
- <schematicView>
- <p layer="schematic" svgId="connector2pin" terminalId="connector2terminal"/>
- </schematicView>
- <pcbView>
- <p layer="copper0" svgId="connector2pin"/>
- <p layer="copper1" svgId="connector2pin"/></pcbView>
- </views>
- </connector>
- </connectors>
- </module>
|